7.1./VTFT bug: CPU frequency reset when loading custom HW

General discussion on mikroPascal PRO for dsPIC30/33 and PIC24.
Post Reply
Author
Message
OT
Posts: 581
Joined: 19 May 2005 05:08
Location: Fairbanks, Alaska

7.1./VTFT bug: CPU frequency reset when loading custom HW

#1 Post by OT » 01 Jun 2018 06:48

In 7.1.0/VTFT project settings, if a custom hardware setting is created, the CPU frequency and PLL setting in the main project settings are typically messed up, it does not obey the setting of the new VTFT hardware settings nor is it kept at the original values in the main project settings.

For instance I tried to create a custom setting for MMB dsPIC33 rev. 1.10_9A, but wanted the CPU frequency at 64 MHz, similar to ver. 1.05 board. So the CPU frequency was set to 64 MHz both in the main project setting and when creating a new VTFT hardware setting (including setting PLLFBD := 30). On the first attempt after loading the new setting PLL was turned off and CPU frequency set to 10MHz in the main settings. New attempt to create a hardware setting from the original one reset the CPU frequency back to 80 MHz, PLL setting of the primary oscillator mode was kept.

Apparently 7.1.0/VTFT tries to sync the main project settings automatically with that of the VTFT settings, but it does not work as intended if a custom hardware setting is used.

The custom hardware settings have also been troubled in the past: In VTFT 4.6.1, the settings under the "Set active" tab appears to be not saved at all, which makes the custom hardware settings saved by 4.6.1 unusable and will cause compile error on the missing procedures.
mikropascal dsPIC, Visual TFT, MMBdsPIC v.105, 1.10_9A, mikroProg, "Big"(P30F6012A)EasydsPIC2

OT
Posts: 581
Joined: 19 May 2005 05:08
Location: Fairbanks, Alaska

Re: 7.1./VTFT bug: CPU frequency reset when loading custom H

#2 Post by OT » 06 Jun 2018 06:26

Along with this, if a VTFT 4.6.1 project is imported that contains a custom HW setup, the oscillator settings in the main project configuration will loose the PLL setting.
mikropascal dsPIC, Visual TFT, MMBdsPIC v.105, 1.10_9A, mikroProg, "Big"(P30F6012A)EasydsPIC2

User avatar
petar.suknjaja
mikroElektronika team
Posts: 683
Joined: 05 Mar 2018 09:44
Location: Belgrade

Re: 7.1./VTFT bug: CPU frequency reset when loading custom H

#3 Post by petar.suknjaja » 11 Jun 2018 14:28

Hi,
We cannot declare it as a bug, but we can consider changing the way of loading custom schemes in project settings in future releases.
The solution would be creating the new config scheme, the one which you would pull through the board def.
Kind regards,
Petar

OT
Posts: 581
Joined: 19 May 2005 05:08
Location: Fairbanks, Alaska

Re: 7.1./VTFT bug: CPU frequency reset when loading custom H

#4 Post by OT » 13 Jun 2018 08:39

petar.suknjaja wrote: The solution would be creating the new config scheme, the one which you would pull through the board def.
Thanks for the reply. I am not sure I understand what you mean by that last sentence?
mikropascal dsPIC, Visual TFT, MMBdsPIC v.105, 1.10_9A, mikroProg, "Big"(P30F6012A)EasydsPIC2

Post Reply

Return to “mikroPascal PRO for dsPIC30/33 and PIC24 General”